This work introduces a Field Programmable Gate Array (FPGA) based image compression method utilizing Huffman coding (FICH) to enhance the efficiency of wireless networks, particularly within the Cloud-based Radio-Access-Network (C-RAN) architecture. The FICH method addresses image compression challenges in C-RAN, offering faster compression and decompression times compared to existing FPGA approaches. The findings include significant improvements in Bit-Error-Rate (BER), Symbol-Error-Rate (SER), and Error-Vector Magnitude (EVM), with average BER, SER, and EVM improvements of 37.85%, 24.64%, and 24.56% for fewer RRHs, and 96.10%, 91.13%, and 48.72% for more RRHs, respectively. Additionally, the FICH method demonstrated reduced encoding and decoding times, averaging 0.0545 seconds versus 0.0853 seconds when compared with existing approach. The approach also ensures robust and scalable compression, optimizing resource utilization with FPGA-based hardware acceleration. These advancements support the growing data demands of modern wireless networks.
Keywords
Encoding, Decoding, Image Compression, FPGA, Huffman Coding, Radio Access Network.
A. Askri, C. Zhang, and G. R.-B. Othman, “Distributed Learning Assisted Fronthaul Compression for Multi-Antenna C-RAN,” IEEE Access, vol. 9, pp. 113997–114007, 2021, doi: 10.1109/access.2021.3104660.
J. P. Pavia, V. Velez, B. Brogueira, N. Souto, and A. Correia, “Precoded Generalized Spatial Modulation for Downlink MIMO Transmissions in Beyond 5G Networks,” Applied Sciences, vol. 10, no. 18, p. 6617, Sep. 2020, doi: 10.3390/app10186617.
Mst. Rubina Aktar et al., “Energy-Efficient Hybrid Powered Cloud Radio Access Network (C-RAN) for 5G,” IEEE Access, vol. 11, pp. 3208–3220, 2023, doi: 10.1109/access.2023.3234190.
R. T. Rodoshi, T. Kim, and W. Choi, “Resource Management in Cloud Radio Access Network: Conventional and New Approaches,” Sensors, vol. 20, no. 9, p. 2708, May 2020, doi: 10.3390/s20092708.
D. Kumar, J. Kaleva, and A. Tolli, “Blockage-Aware Reliable mmWave Access via Coordinated Multi-Point Connectivity,” IEEE Transactions on Wireless Communications, vol. 20, no. 7, pp. 4238–4252, Jul. 2021, doi: 10.1109/twc.2021.3057227.
M. Polese, L. Bonati, S. D’Oro, S. Basagni, and T. Melodia, “Understanding O-RAN: Architecture, Interfaces, Algorithms, Security, and Research Challenges,” IEEE Communications Surveys & Tutorials, vol. 25, no. 2, pp. 1376–1411, 2023, doi: 10.1109/comst.2023.3239220.
R. Dangi, P. Lalwani, G. Choudhary, I. You, and G. Pau, “Study and Investigation on 5G Technology: A Systematic Review,” Sensors, vol. 22, no. 1, p. 26, Dec. 2021, doi: 10.3390/s22010026.
J. Kim and S.-H. Park, “Layered Inter-Cluster Cooperation Scheme for Backhaul-Constrained C-RAN Uplink Systems in the Presence of Inter-Cluster Interference,” Entropy, vol. 22, no. 5, p. 554, May 2020, doi: 10.3390/e22050554.
O. Taghizadeh, T. Yang, H. Iimori, G. Abreu, A. C. Cirik, and R. Mathar, “Quantization-Aided Secrecy: FD C-RAN Communications With Untrusted Radios,” IEEE Transactions on Wireless Communications, vol. 21, no. 10, pp. 8522–8535, Oct. 2022, doi: 10.1109/twc.2022.3166865.
Y. Zhou and W. Yu, “Fronthaul Compression and Transmit Beamforming Optimization for Multi-Antenna Uplink C-RAN,” IEEE Transactions on Signal Processing, vol. 64, no. 16, pp. 4138–4151, Aug. 2016, doi: 10.1109/tsp.2016.2563388.
N. M. Philip and N. M. Sivamangai, “Review of FPGA-Based Accelerators of Deep Convolutional Neural Networks,” 2022 6th International Conference on Devices, Circuits and Systems (ICDCS), pp. 183–189, Apr. 2022, doi: 10.1109/icdcs54290.2022.9780689.
D. Darwish, “Improving Techniques for Convolutional Neural Networks Performance,” European Journal of Electrical Engineering and Computer Science, vol. 8, no. 1, pp. 1–16, Jan. 2024, doi: 10.24018/ejece.2024.8.1.596.
A. Nechi, L. Groth, S. Mulhem, F. Merchant, R. Buchty, and M. Berekovic, “FPGA-based Deep Learning Inference Accelerators: Where Are We Standing?,” ACM Transactions on Reconfigurable Technology and Systems, vol. 16, no. 4, pp. 1–32, Oct. 2023, doi: 10.1145/3613963.
R. Schoonhoven, B. Veenboer, B. Van Werkhoven, and K. J. Batenburg, “Going green: optimizing GPUs for energy efficiency through model-steered auto-tuning,” 2022 IEEE/ACM International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS), pp. 48–59, Nov. 2022, doi: 10.1109/pmbs56514.2022.00010.
S. Zhang, J. Cao, Q. Zhang, Q. Zhang, Y. Zhang, and Y. Wang, “An FPGA-Based Reconfigurable CNN Accelerator for YOLO,” 2020 IEEE 3rd International Conference on Electronics Technology (ICET), May 2020, doi: 10.1109/icet49382.2020.9119500.
X. Yang, C. Zhuang, W. Feng, Z. Yang, and Q. Wang, “FPGA Implementation of a Deep Learning Acceleration Core Architecture for Image Target Detection,” Applied Sciences, vol. 13, no. 7, p. 4144, Mar. 2023, doi: 10.3390/app13074144.
Y. Wang et al., “An FPGA-based online reconfigurable CNN edge computing device for object detection,” Microelectronics Journal, vol. 137, p. 105805, Jul. 2023, doi: 10.1016/j.mejo.2023.105805.
R. Kumar, S. K. Gupta, H.-C. Wang, C. S. Kumari, and S. S. V. P. Korlam, “From Efficiency to Sustainability: Exploring the Potential of 6G for a Greener Future,” Sustainability, vol. 15, no. 23, p. 16387, Nov. 2023, doi: 10.3390/su152316387.
M. Zhang, L. Li, H. Wang, Y. Liu, H. Qin, and W. Zhao, “Optimized Compression for Implementing Convolutional Neural Networks on FPGA,” Electronics, vol. 8, no. 3, p. 295, Mar. 2019, doi: 10.3390/electronics8030295.
Y. Barrios et al., “Lossy Hyperspectral Image Compression on a Reconfigurable and Fault-Tolerant FPGA-Based Adaptive Computing Platform,” Electronics, vol. 9, no. 10, p. 1576, Sep. 2020, doi: 10.3390/electronics9101576.
M. Ledwon, B. F. Cockburn, and J. Han, “High-Throughput FPGA-Based Hardware Accelerators for Deflate Compression and Decompression Using High-Level Synthesis,” IEEE Access, vol. 8, pp. 62207–62217, 2020, doi: 10.1109/access.2020.2984191.
S. Jang, W. Liu, and Y. Cho, “Convolutional Neural Network Model Compression Method for Software—Hardware Co-Design,” Information, vol. 13, no. 10, p. 451, Sep. 2022, doi: 10.3390/info13100451.
K. Pranitha and G. Kavya, “An efficient image compression architecture based on optimized 9/7 wavelet transform with hybrid post processing and entropy encoder module,” Microprocessors and Microsystems, vol. 98, p. 104821, Apr. 2023, doi: 10.1016/j.micpro.2023.104821.
T. Ali, D. Bhowmik, and R. Nicol, “Domain-Specific Optimisations for Image Processing on FPGAs,” Journal of Signal Processing Systems, vol. 95, no. 10, pp. 1167–1179, Sep. 2023, doi: 10.1007/s11265-023-01888-2.
Y. Su, K. P. Seng, J. Smith, and L. M. Ang, “Efficient FPGA Binary Neural Network Architecture for Image Super-Resolution,” Electronics, vol. 13, no. 2, p. 266, Jan. 2024, doi: 10.3390/electronics13020266.
CRediT Author Statement
The authors confirm contribution to the paper as follows:
Conceptualization: Lakshmisha S K, Madhusudhan M V, Goutami Chenumalla, Impa B H, Bhavana A and Laxmi Singh;
Methodology: Lakshmisha S K and Madhusudhan M V;
Software: Goutami Chenumalla, Impa B H, Bhavana A and Laxmi Singh;
Data Curation: Lakshmisha S K and Madhusudhan M V;
Writing- Original Draft Preparation: Lakshmisha S K, Madhusudhan M V, Goutami Chenumalla, Impa B H, Bhavana A and Laxmi Singh;
Visualization: Lakshmisha S K and Madhusudhan M V;
Investigation: Goutami Chenumalla, Impa B H, Bhavana A and Laxmi Singh;
Supervision: Lakshmisha S K and Madhusudhan M V;
Validation: Goutami Chenumalla, Impa B H, Bhavana A and Laxmi Singh;
Writing- Reviewing and Editing: Lakshmisha S K, Madhusudhan M V, Goutami Chenumalla, Impa B H, Bhavana A and Laxmi Singh; All authors reviewed the results and approved the final version of the manuscript.
Acknowledgements
Authors thank Reviewers for taking the time and effort necessary to review the manuscript.
Funding
No funding was received to assist with the preparation of this manuscript.
Ethics declarations
Conflict of interest
The authors have no conflicts of interest to declare that are relevant to the content of this article.
Availability of data and materials
Data sharing is not applicable to this article as no new data were created or analysed in this study.
Author information
Contributions
All authors have equal contribution in the paper and all authors have read and agreed to the published version of the manuscript.
Corresponding author
Lakshmisha S K
Department of Computer Science Engineering, Presidency University, Bengaluru, Karnataka, India.
Open Access This article is licensed under a Creative Commons Attribution NoDerivs is a more restrictive license. It allows you to redistribute the material commercially or non-commercially but the user cannot make any changes whatsoever to the original, i.e. no derivatives of the original work. To view a copy of this license, visit https://creativecommons.org/licenses/by-nc-nd/4.0/
Cite this article
Lakshmisha S K, Madhusudhan M V, Goutami Chenumalla, Impa B H, Bhavana A and Laxmi Singh, “FPGA-Based Image Compression for Wireless Communication Networks Using - CRAN Architecture”, Journal of Machine and Computing, vol.5, no.4, pp. 2269-2277, October 2025, doi: 10.53759/7669/jmc202505176.
