Journal Pre-proof

Performance Evaluation of Shor's Algorithm on Simulated Quantum Hardware with Circuit-Level Analysis

Thamaraimanalan T, Anandakumar Haldorai, Mariyappan K and Arulmurugan Ramu DOI: 10.53759/7669/jmc202505152

Reference: JMC202505152 Journal: Journal of Machine and Computing.

Received 28 March 2025 Revised from 10 May 2025 Accepted 19 June 2025



Please cite this article as: Thamaraimanalan T, Anandakumar Haldorai, Mariyappan K and Arulmurugan Ramu, "Performance Evaluation of Shor's Algorithm on Simulated Quantum Hardware with Circuit-Level Analysis", Journal of Machine and Computing. (2025). Doi: https://doi.org/10.53759/7669/jmc202505152.

This PDF file contains an article that has undergone certain improvements after acceptance. These enhancements include the addition of a cover page, metadata, and formatting changes aimed at enhancing readability. However, it is important to note that this version is not considered the final authoritative version of the article.

Prior to its official publication, this version will undergo further stages of refinement, such as copyediting, typesetting, and comprehensive review. These processes are implemented to ensure the article's final form is of the highest quality. The purpose of sharing this version is to offer early visibility of the article's content to readers.

Please be aware that throughout the production process, it is possible that errors or discrepancies may be identified, which could impact the content. Additionally, all legal disclaimers applicable to the journal remain in effect.

© 2025 Published by AnaPub Publications.



Performance Evaluation of Shor's Algorithm on Simulated Quantum Hardware with Circuit-Level Analysis

¹Thamaraimanalan T, ²Anandakumar Haldorai, ³Mariyappan K, ⁴Arulmurugan Ramu

¹Department of Electronics and Communications Engineering, Sri Eshwar College of Engineering, Coimbatore, Tamil Nadu, India.

²Department of Computer Science and Engineering, Sri Eshwar College of Engineering, Coimbatore, Tamil Nadu, India.

³Department of Computer Science and Engineering, Chennai Institute of Technology, Chennai, Tamil Nadu, India.

⁴Department of Computational Science and Software Engineering, K. Zhubanov University, Kazakhstan.

¹t.thamaraimanalan@gmail.com, ²anandakumar.psgtech@gmail.com, ³arulmr@gmail.com, ⁴mariwithgold@gmail.com,

Correspondence should be addressed to Thamaraimanalan T: t.thamaraimanalan@gmail.com

Abstract

Shor's algorithm stands as a breakthrough in quantum computing due to its tential actor h e integers exponentially quicker than classical algorithms. However, implementing and e ati this algorithm on real quantum computer hardware remains exciting due to qubit limitations, gate noise, a ardware constraints. This research presents a comprehensive performance evaluation of Shor's algorithm g simulated quantum backends provided by Qiskit. A flexible and generic implementation is propos allowing dynamic input of integers to be factored, with randomized co-prime selection and autor cin at generation. The algorithm is tested on various semiprime numbers, such as 15, 21, and 35, using I simulator. A major contribution of И's this work is the circuit-level analysis conducted both before and after pila on. Metrics such as gate counts, circuit depth, and simulator runtime are extracted to assess scala ce requirements. High-resolution nity reso plots of the pre-transpiled circuits are saved to visual ic complexity, while post-transpilation metrics or ent distributions are analyzed to estimate inform future quantum hardware feasibility. The utput east periodicity and derive correct factors. The propo ompared with existing fixed-instance Shor d implen ntation N demonstrations to highlight its flexibility and external bili Experimental results show consistent success in factor retrieval and provide valuable insight into circuit gro and complexity under realistic constraints. This analysis lays the groundwork for future adaptation to NISQ has are and contributes to understanding Shor's algorithm from both computational and architectural perspectives.

Keywords: Shor's Algorithm, Qiskit Si nulation Quantum Circuit Analysis, Quantum-Classical Comparison.

1. Introduction

in in number theory that involves the breakdown of a composite Integer factorization is a fundar tal prob number into a product of pbers. Its significance extends beyond pure mathematics into practical ler domains such as cryptog iphy, a orith ic complexity, and secure communications [1]. The integer factorization becomes computational prohibit e as the size of the number increases, especially when the number in question d of exactly two large prime factors. Historically, several classical algorithms is a semiprime ar mpo have been tacki this problem, each improving upon its predecessors in terms of efficiency and scalabi htforward method, trial division, involves dividing the target number by successive ity nost sti divisibility. Although effective for small numbers, it quickly becomes impractical for large integei test nential time complexity [2]. inputs date its ex

More whisting algorithms such as Pollard's rho algorithm, Fermat's factorization, and the Elliptic Curve Method (CM) introduce probabilistic and number-theoretic heuristics to improve efficiency. However, the most in able as a tacements in classical integer factorization are represented by the Quadratic Sieve (QS) and the General Amber Field Sieve (GNFS). These algorithms utilize complex mathematical structures, such as algebraic public fields, to factor large semiprimes in sub-exponential time. Despite its efficiency, GNFS still scales poorly for ery large integers—typically those used in cryptographic key generation (e.g., 2048-bit RSA keys)—and remains infeasible without access to massive computational resources. This computational hardness underpins the security of widely used cryptographic protocols like RSA, DSA, and Diffie-Hellman key exchange, where the confidentiality and authenticity of encrypted communications rest on the infeasibility of factorizing large semiprimes [3].

In 1994, Peter Shor revolutionized the landscape of computational number theory and cryptography by suggesting a quantum algorithm capable of factoring large integers in polynomial time. Unlike classical methods, which scale sub-exponentially at best, Shor's algorithm operates in time complexity marking an exponential speedup over the

fastest classical alternatives. The quantum subroutine utilizes quantum parallelism to evaluate many values of f(x) simultaneously and employs the QFT to extract the periodicity embedded in the superposition of quantum states [4]. This period-finding process is exponentially faster than classical brute-force or sieving techniques, making Shor's algorithm the most powerful known application of quantum computing. The potential of Shor's algorithm to break RSA and other cryptosystems has led to widespread concern within the cybersecurity community. In anticipation of scalable quantum computers, researchers have begun developing post-quantum cryptographic algorithms, which are designed to be unaffected by quantum attacks. These include lattice-based, hash-based, and code-based cryptosystems, many of which are currently being evaluated by the National Institute of Standards and Technology (NIST) for standardization [5].

From a scientific perspective, Shor's algorithm continues to serve as a benchmark for quantum computational advantage. Experimental demonstrations on simulated and real quantum hardware, such as those offered by IE 1, Google, and Rigetti, have successfully factored small semiprimes like 15 and 21. These implementation of the successfully factored small semiprimes like 15 and 21. These implementation of the semiprime modeling, and hybrid quantum-classical execution strategies. This research evaluates the performance at feasibility of Shor's algorithm using simulated quantum circuits in Qiskit, focusing on semiprime numbers (N= α , 21, and 35). By analyzing circuit depth, gate counts, and measurement distributions the algorithm using simulated quantum computing constraints [6].

Despite its theoretical significance and potential to revolutionize cryptograp Shor gorithm has several practical drawbacks that hinder its current applicability. The most critical limitation requirement for a faulttolerant quantum computer with a large number of qubits. To factor an n-bit number e algorithm requires the order of $O(n^3)$ quantum gates and roughly 2n qubits, depending on the implementation nt quantum hardware lacks the necessary qubit count and coherence times to run such a complex algo im effectively, particularly for Shor's algorithm is highly sensitive numbers of cryptographic importance (e.g., 2048-bit RSA keys). Addit nan to noise and decoherence, common in existing quantum systems [7 nall errors in gate operations or en qubit interactions can lead to incorrect results, requiring qua um error correction schemes. Implementing such correction methods adds significant rhead, h terms of required qubits and computational resources. Another challenge lies in t al p and post-processing steps. Although quantum speedup is obtained in the modular exponentia n and p ng stages, classical computations are still iod-fi required for preparing the input and verifying the otentially limiting speed gains in practice. Moreover, factors the algorithm is tailored for integer factorization es not directly apply to other cryptographic primitives. levant for post-quantum cryptographic algorithms based While its implications are profound for RSA, it is les on lattices or hash functions [8].

main sections for clarity and coherence. Section 2: Literature Review This research article is organized into f presents an in-depth analysis of classic um approaches to integer factorization, including a comparative and study of Shor's algorithm with ex tations and simulation-based studies. Section 3: Methodology ...plem ing n of She gorithm using Qiskit, emphasizing circuit construction, modular details the proposed implement exponentiation, inverse Quantum purier Transform (QFT), and simulator configuration. The section also explains how performan as gate count, circuit depth, and execution time are extracted. Section 4: su Results and Discussion simulation outcomes for semiprime numbers like 15, 21, and 35, including howcase ogram visualizations, and factor extraction via classical post-processing. It also circuit-level analyses. tation with existing fixed-instance models. Finally, Section 5: Conclusion compares highlights contributions to quantum circuit analysis, and outlines future directions for summarize findin d scaling of Shor's algorithm on NISQ devices. otation a real h

2. Refaired Work

Shor's porith biologes on the efficient implementation of modular exponentiation and quantum phase estimation (QPE) via the QFT [9]. The modular exponentiation subroutine, crucial for computing powers of a chosen base h dulo N soften treated as an oracle or "black box" in theoretical presentations. However, expanding this oracle into a index gates especially Toffoli and multi-controlled rotations dramatically increases circuit depth and pource requirements. Häner et al. (2017) provided a seminal exploration of this, showing how a Toffoli-based modular multiplication circuit can be realized with $O(n^3)$ gate depth and $O(n^3 \log n)$ gate count for an *n*-bit integer. This insight underscores the fact that practical implementation of Shor's algorithm requires careful circuit engineering to balance qubit usage, gate complexity, and error susceptibility.

In this vein, Häner and colleagues introduced an efficient "in-place" constant adder using dirty ancillas, offering O(n) depth and $O(n \log n)$ size, mitigating some space overhead associated with classical adders. Similarly, Takahashi et al.'s work on resource-optimized circuit templates demonstrated that careful structured decomposition of arithmetic operations can mitigate the hardware burden. These studies reinforce the view that

the practical feasibility of Shor's algorithm is as much a matter of low-level circuit design as it is of quantum hardware capability [10].

To assess Shor's algorithm beyond toy examples, classical simulation techniques have been pushed to their limits. Wang et al. (2015) demonstrated that the Matrix Product States (MPS) allows Shor's quantum wavefunctions to be represented compactly based on entanglement structure rather than simple amplitude storage. By efficiently harnessing weak entanglement across qubit partitions, Wang's group simulated circuits as large as 42–45 qubits on a single-processor machine in roughly one hour demonstrating the viability of MPS simulation for moderate-sized problems. This work was extended by the authors, who optimized MPS simulations specifically for Shor's circuits. They highlighted that mapping high-entanglement portions of the circuit (e.g., modular exponentiation onto MPS efficiently enables the simulation of up to 60 qubits on a single node. After entanglement peaks re handled, truncation becomes feasible, mitigating resource explosion. These results illustrate that classification remains a potent tool for understanding algorithmic complexity, benchmarking the implementations, and analyzing entanglement scaling even in the absence of actual quantum hardwar [11].

As quantum circuit simulations for Shor's algorithm scale up further, GPU-backed and distributed mputi resources have come into play. Willsch et al. (2023) used large GPU clusters and opt zed hr frameworks to simulate Shor's algorithm factoring semiprimes up to ~550 bust success vit probabilities, peaking above 50% despite theoretical expectations of ~3-4%. T y validated appro h not ocessing strategies to the "luck" inherent in peak measurement outcomes but also demonstrated effe post recover factors with high certainty. These simulations also included noise modeling aling the "universality" and resilience of periodicity extraction even under realistic hardware defects. Another high-performance effort utilized JUOCS and MPI coordination across thousands of GPUs to simulate ite or circuits with L+1 tive qubits, distributing vector elements across devices to simulate circuits with qub ounts upwards of 43 in under city grows rapidly with hardware 200 seconds. These results confirm that, although classical simulat 1 Ca resources, clever algorithmic design remains critical for efficient per dic demding and circuit validation [12].

Simulated performance is one thing, but real hardware performa ce is n this front, several studies have other based versions of Shor's algorithm. A Qiskitused Qiskit and Ion-trap systems to implement scale based implementation shared in a 2015 GitHub by SanScherf or Rania Ouassif) offered a ample ooss dynamic circuit generator with modular expon nation a ical QFT routines tailored to small inputs semicla like 15, 21, and 35. Similarly, an ion-trap demon ctored 15 using only seven logical qubits and "cache" qubits, achieving over 90% success probability thro Kitaev's scalable qubit reuse method. These real-device implementations indicate that tightly controlled qub tilization and error mitigation strategies are key to hardware performance even for small problem sizes. Reddereports from IBM Quantum users note that for moduli kends achieved factorization successes in just ~8 seconds, compared to up to 48 bits, Qiskit-connected IBM be ever, these successes are limited by qubit availability (often classical brute force taking over 4 m hute approximately 127 qubits), sched (10 minutes per month), and lack of built-in error correction. astrain PRNG ats could still "succeed," underlining the need for robust success Users noted that replacements criteria and sanity checks to confin rue quantum performance [13, 14].

Table 1: Comparison	Notab.	Imp.	mentations and Simulations of Shor's Algorithm Across Classical and
			Quantum Platforms

	Reference	Approach / Scale	Key Contributions	Limitations
	Häne val. (2006)	Toffoli-based arithmetic, $O(n^3 \log n)$ gates	Reversible addition and multiplication circuits with dirty ancillas, and constant depth adders.	Still large circuits; no hardware testing
	Wak net al. / Dang et al. (2015– J17)	MPS simulation for 42–60 qubits	Efficient entanglement mapping; demonstrated weak scaling via MPI; truncated error control.	Classical limit only; does not test hardware
K	Willsch et al. (2023)	GPU + large state- vector simulation (~40 qubits)	Quantified success probability; scalable to 550T semiprime; robust under noise.	Resource-intensive; classical only
	Ion-trap hardware demo	7 logical + 4 ancilla qubits for N=15	High success (>90%), reusable qubit protocols, scalable design principles	Very small modulus; hardware remained within a small experimental setup

IPM Oistrit	N=15-35 toy circuits,	Flexible input, dynamic	High error rate, lack of error
implementations &	some iterative	circuit generation, PRNG	correction, short run-time
implementations &	moderate	benchmarks, 8-second	windows (~10 min per
Dackenus	factorizations	factoring at 48 bits	month), no general scaling

Table 1 summarizes notable implementations and simulations of Shor's algorithm across classical and quantum platforms, highlighting key milestones and technological limitations encountered in each case. The QFT, central to Shor's period-finding, requires $O(n^2)$ two-qubit controlled phase rotations. While straightforward for small circuits, implementing QFT at scale is both resource-intensive and highly sensitive to gate fidelity and timing delays. Circuit-level studies, including Häner's and Takahashi's, highlight that even scalable modular arithmet' design must be complemented by efficient QFT and error-corrected gate design to reduce fidelity loss, especiely since shallow decomposition of QFT circuits often introduces phase approximation overheads [15, 16].

3. Methodology

Shor's algorithm transformed the field of quantum computing by introducing an efficient me or integ factorization, a task classically considered intractable for large numbers. The algorithm operation in t stages: a classical pre-processing step where a co-prime *a* is chosen and the quanty 1g stage where -fi the period r of the function $f(x) = a^x \mod N$ is computed using QFT. Once r is assical postetermi d. the processing computes the GCD between $a^{r/2} \pm 1$ and N, which yields non-trivia te number actors o he compo Ν.

Mathematically, the periodic function is defined as:

$$f(x) = a^x \mod N$$

where:

N is the number to be factorized

 $a \in Z$ and gcd(a, N) = 1

r is the least positive integer such that $a^r \equiv 1 m$

The success probability increases significantly where r is we and $a^{r/2} \not\equiv 1 \mod N$.

The use of quantum parallelism and QFT allows is algorithm to determine r in polynomial time, thus demonstrating exponential speed-up over classical approaches such as trial division or Pollard's rho algorithm.

3.1. Quantum Circuit Design for Orde Andin

The main component of Shor's algorithment of eler-finding circuit, which identifies the period r of the function $f(x) = a^x \mod N$. This is attaced using a fire subroutine. The quantum circuit consists of two quantum registers:

- a) Control register with t bits variable t = 2n, where $n = log_2 N$ initialized to the $|0\rangle$ state.
- b) Target register with n quits initialized to $|1\rangle$, which holds the modular exponentiation result.
- c) The circuit endergy the following steps:
- Hada and Transform is applied to all control qubits to create a superposition.
- A potrolle Modular Exponentiation applies the unitary operator, defined as:
- $U_a|x \to x^x \mod N$
 - controlled fashion based on the control qubits.
 - verse QFT (QFT^{-1}) is then applied to the control register to extract the phase information.
- Measurement of the control register yields a binary approximation of s/r, where s is a random integer less than r. Continued fraction expansion is then used to estimate r.

Figure 1 represents the stepwise process of Shor's algorithm used for factoring a composite integer N using quantum computation. The flow encapsulates both classical pre-processing, quantum phase estimation, and classical post-processing, forming a hybrid quantum-classical algorithm.

Start: The process initiates with the input of a composite number N (e.g., 15, 21, 35).

Random Selection of a: A random integer a is chosen such that 1 < a < N. This forms the base for modular exponentiation.

(1)

Check gcd(a, N): Compute the GCD of a and N. If $gcd(a, N) \neq 1$, then a non-trivial factor of N is already found. This is a rare but immediate success case.

Quantum Order Finding: If gcd(a, N) = 1, the algorithm proceeds to the quantum part, where the order r of a modulo N is estimated using QPE. This involves constructing and executing a quantum circuit.

Check if r is even: Once the period r is estimated, it's verified whether r is even. If it is not even, the algorithm chooses a new random a and repeats the process.

Check $a^{r/2} \not\equiv -1 \mod N$.: If r is even, the condition $a^{r/2} \not\equiv 1 \mod N$. is checked. If this holds, the algorithm moves to the final factor computation.

Oth

Compute Factors: Using the formula:

 $gcd\left(a^{\frac{r}{2}}-1,N\right)$ and $gcd\left(a^{\frac{r}{2}}+1,N\right)$

two non-trivial factors of N are calculated.

End: If the factors are valid (non-trivial and not equal to N), the algorithm terminates repeats with a new a.



Figure 1: Workflow of Shor's Algorithm for Quantum Integer Factorization

3.2. Quantum Circuit for Modular Exponentiation

The core quantum subroutine of Shor's algorithm is the QPE, which is used to estimate the order r of a number a modulo N, i.e., the smallest integer such that:

$$a^r \equiv 1 \mod N$$

To perform this using quantum computation, a quantum circuit is designed with two main registers:

The control register: an *n*-qubit register initialized to $|0\rangle^{\otimes n}$, which stores the superposition of computational basis states.

The target register: a $log_2(N)$ qubit register initialized to $|1\rangle$, which evolves under modular exponentiation.

The process begins by applying a Hadamard gate on each qubit in the control register, resulting in the st

$$\frac{1}{\sqrt{2}}\sum_{k=0}^{2^{n}-1}|k\rangle|1\rangle$$

A key component in the quantum circuit is the unitary operator U_a , defined by:

$$U_a|x\rangle = |a.x \mod N\rangle$$

This unitary operation is repeatedly applied in a controlled manner based on the inary value of each qubit in the control register, corresponding to the powers of U_a . The complete unitary evolution performs:

$$\frac{1}{\sqrt{2}}\sum_{k=0}^{2^n-1}|k\rangle|1\rangle \to \frac{1}{\sqrt{2}}\sum_{k=0}^{2^n-1}|k\rangle|a. \ x \ mod \ N\rangle$$
(6)

(3)

Following the modular exponentiation, an inverse QFT is applied to be control register, transforming the periodicity into a measurable phase. Measuring the control register gives a value y, from which the phase $\phi = s/r$ can be estimated using continued fractions, where s and r are stears. This circuit is then subjected to transpilation, optimizing it for specific quantum hardware back ads. The eleveranalysis of the transpiled circuit, including depth, width, CX count, and memory requirements, thereformed to evaluate the computational cost.

3.3. Circuit Transpilation and Performance Met

After constructing the modular exponentiation choic an applying the inverse QFT, the resulting circuit must be adapted to specific quantum hardware constraints that gh transpilation. It optimizes the circuit by decomposing high-level gates into basis gates supported by the back of (e.g., IBM's basis_gates=['cx', 'u3']), and mapping the logical qubits to the physical qubits with minimal overheat.

Let the original (pre-transpiled) quantum circuit be represented by:

$$C_{ig} = (Q, G, M) \tag{7}$$

Where, Q is the set of qubits, G is the set of quantum gates, and M represents measurements. After transpilation, the optimized circuit $C_{transpilation}$ fies.

$$C_{trans} = T(C_{orig}, H) \tag{8}$$

Where T is the transition of the target hardware model.

Several performance part peters are extracted post-transpilation:

Gate Co G_c :

$$G_c = \sum_{g \in G} \delta(g) \tag{9}$$

Where $\delta_{1,0}$ is the number of instances of gate g. For example, CX count G_{CX} , and single-qubit gate count G_{10} , are called indicators of circuit complexity.

Circum ____epth D:

$$D = \max_{q \in Q} depth(q) \tag{10}$$

This determines the number of gate layers and directly affects decoherence.

Total Number of Qubits N_q :

$$N_q = |Q| \tag{11}$$

Runtime Estimation *T_r*:

Given gate execution times t_g , the total estimated runtime is:

$$T_r = \sum_{g \in G} \delta(g) \cdot t_g$$

Memory Footprint M_f :

the

Dependent on the number of classical bits and qubits stored:

$$M_f = N_a \cdot QubitStateSize + N_c \cdot ClassicalBitSize$$

These metrics are crucial in comparing the performance of Shor's algorithm across different simulation platforms or real quantum devices. A direct comparison of transpiled circuits for different input sizes (e.g., factoring 15, and 35) reveals how hardware constraints (e.g., connectivity, gate fidelities) impact resource utilization.

3.4. Measurement Analysis and Order Finding

Once the transpiled quantum circuit is executed on a simulator or real quantum backend, the out bme of quantum computation is obtained as a bitstring from the quantum measurement. These measure sults used to estimate the phase that encodes information about the periodicity of the modular expo tiatio which is essential to finding the order *r*.

Let $y \in \{0,1,\ldots,2n-1\}$ be the most frequently measured value in the count f size ubits. The registe estimated phase ϕ is computed as:

$$\phi = \frac{y}{2^n} \tag{14}$$

be determined, and $s \in Z$ is This phase ϕ approximates a rational number s/r, where r is the unknown order an integer coprime with r. The continued fraction expansion is used t from ϕ :

$$\frac{s}{r} \approx \phi = \frac{y}{2^n} \implies r = Denominator(Desistry ox(0))$$
(15)
$$1 \mod N \text{ then the factors of M-can pretrieve and }$$

If r is even, and $a^{r/2} \not\equiv -1 \mod N$, then the factors

$$f_1 = gcd\left(a^{\frac{r}{2}} - 1, N\right) \text{ and } f_2 = gcd\left(a, 1, N\right)$$
(16)

If either f_1 or f_2 is a non-trivial factor of N, the alg has succeeded.

To improve the reliability, the algorithm may need to be multiple times with different values of a. The success probability Psuccess increases with repeated trials, given by

$$P_{cces} = \prod_{i=1}^{k} (1 - p_i) \tag{17}$$

Where p_i is the probability of successful factorization in the i^{th} trial and k is the number of independent runs.

3.5. Transpilation and Simulation vironment Configuration

To assess the practical hor's algorithm on simulated quantum hardware, we employed Qiskit's form transpiler to optimize a generated quantum circuits to a realistic hardware model. The transpilation adapt tl process is essential to ti form e high-level logical quantum circuit into a hardware-executable format that civity and native gate sets. We used the transpile() function with optimization adheres to levels angii om 0 t to explore trade-offs between circuit depth and fidelity. The quantum circuits were fore and after transpilation, allowing for a detailed analysis of the added overhead due to evalua oth hardwa strai

The d r backend from Qiskit Aer was used for initial validation due to its high performance and imulation. For circuit-level profiling, we measured gate counts, depth, number of measurements, oise-fr memory footprint using circuit.count_ops() and backend-specific execution metadata. Additionally, ime, a antum runtime environment was configured using IBMQ.load_account() and jobs were submitted to oth simulated noisy backends (e.g., ibmq qasm simulator) and hardware-mimicking backends to compare rce utilization and output fidelity.

A visual comparison between the pre-and post-transpiled circuits was performed using Qiskit's MatplotlibDrawer, which helped in identifying optimizations such as gate fusion, qubit routing, and redundant operation removal. This setup ensures that the evaluation of Shor's algorithm goes beyond theoretical correctness, encompassing practical constraints that affect quantum algorithm deployment in near-term quantum devices.

(12)

3.6. Resource Profiling and Comparative Benchmarking

To comprehensively evaluate the performance of Shor's algorithm, we systematically profiled the resource requirements across different input values and backend configurations. For each run, we recorded key circuit-level metrics including the total number of quantum gates, circuit depth, number of qubits used, and runtime latency. The gate-level analysis helped identify how complex quantum arithmetic operations, particularly modular exponentiation and QFT scale with input size. The count_ops() function from Qiskit was used to classify gates (e.g., CX, H, U1, U2, U3) and assess the relative quantum cost.

In order to simulate real-world constraints, the circuits were transpiled onto IBMQ backends with realistic noise models and restricted qubit topologies, such as *ibmq_manila* and *ibmq_jakarta*. Performance metrics such as *i* or queuing time, execution time, memory usage, and backend-specific error rates were retrieved via job metad a. This allowed us to evaluate the possibility of running Shor's algorithm on NISQ devices.

Additionally, we compared the proposed Shor implementation against prior simplified or hard-coded ariants of bypassed modular arithmetic or used fixed qubit layouts. The comparison was based on parameters such execution time, success probability, and measured bitstring distributions. These empirical benefit arks on firm d the benefits of our modular and dynamically scalable implementation, especially when the torus large composite numbers like 21 and 35.

3.7. Post-Processing and Factor Extraction

Following circuit execution, the measurement results represented as bitstrings where analyzed to extract the periodicity of the modular exponentiation function. The quantum phase estimation succircuit yields a binary approximation of the phase $\phi = s/r$, where r denotes the period (order) we aim ϕ estimate. The bitstring with the highest frequency from the measurement results is converted into a structure s, which is then divided by 2^n (with n being the number of counting qubits) to approximate ϕ .

The continued fractions algorithm is employed to recover the be rate of approximation of the measured phase, yielding the estimated order r. The accuracy of this estimations influence by the fidelity of the QFT and the depth of the circuit. Once r is determined, the algorithm tecks whether it satisfies the required conditions (i.e., evenness and $a^{r/2} \not\equiv -1 \mod N$) for successfyl actorization.

If valid, the two nontrivial factors of the composite upper N are computed using the expressions:

$$factor_1 = gcd\left(a^{\frac{r}{2}} - 1, N\right) \text{ d } factor_2 = gcd\left(a^{\frac{r}{2}} + 1, N\right)$$
(18)

This final step concludes the classical cost-processing phase of Shor's algorithm. The success is validated by comparing the extracted factors with the known mime decomposition of N. Unsuccessful attempts trigger a rerun with a different random a, leveraging the probabilistic nature of the algorithm to converge upon correct factors in repeated trials.

4. Results and Discussi

This section presents the experimental evaluation of Shor's algorithm using Qiskit on simulated quantum hardware. The primary goal is to a dess circuit-level performance including gate complexity, transpilation impact, resource metric section, in 1997, and output fidelity for different semiprime inputs. The analysis is structured around simulation outcomes for factoring composite numbers like 15, 21, and 35 using modular exponentiation with readonly user containing integers.

4.1. Simu tion Se

All experimentative conducted using Qiskit 2.0.2 with qiskit-aer 0.17.1 on Python 3.11 in a Google Colab environment. Table 2 presents the simulation parameters used for executing Shor's algorithm on a quantum simulator, hetailing backend settings, qubit allocation, and input numbers chosen for factorization. The simulations utilized the AerSimulator backend with a shot count of 1024 to ensure statistical reliability. Each recution of Shor's algorithm includes modular exponentiation, QPE, and IQFT. The Qiskit transpiler is employed to optimize circuits before execution, targeting depth and gate efficiency.

Parameter	Value
Backend	AerSimulator
Number of shots	1024
Transpiler optimization level	2
Qubits used (factoring 15)	8 (4 counting + 4 for $a^x \mod N$)
Input Numbers	15, 21, 35

Table 2: Simulation Parameters

4.2. Circuit-Level Analysis

This subsection investigates the quantum circuits generated during the execution of Shor's algo hm wi specific focus on pre-transpilation vs post-transpilation structure, gate counts, circuit dep resour efficiency. Before transpilation, the quantum circuit contains modular exponentiation and OF comp out in a high-level logical form. After transpilation, Qiskit optimizes this circuit to revert universal oth gates to hardware-compatible native gates, and improve execution efficiency. The structed for antum rcuit factoring N=15, shown in Figure 2 before transpilation, illustrates the unoptid quired for zed gate equence modular exponentiation.



Figure 2: Quantum Circuit before Transpilation for Factoring N=15

Notes that the number 15 with a random co-prime a=7 results in the following metrics: For N = 15 with co-prime a = 7, the generated quantum circuit consists of an 8-qubit counting register and a 4-qubit work register. The circuit begins with Hadamard gates applied to the counting qubits to create a uniform superposition. The core component is the controlled modular exponentiation, where powers of 7 modulo 15 are computed in a reversible manner using multi-controlled gates. This unitary operation encodes periodicity into the quantum state. Following this, an IQFT (QFT[†]) is applied to the counting register, enabling the extraction of phase information linked to the period. Measurement of the counting qubits then reveals peaks corresponding to the period r=4, from which classical post-processing yields the correct factors 3 and 5. As shown in Table 3, transpilation significantly modifies the quantum circuit metrics, optimizing it for more efficient execution on quantum hardware.

Metric	Before Transpilation	After Transpilation
Total Qubits	8	8
Circuit Depth	89	582
CX (CNOT) Gates	36	410
U (1-qubit) Gates	102	693
Total Gates	138	1103
Classical Bits	8	8
Memory Usage	Negligible	Increased (due to un fling)
Runtime (simulation)	~4.2s	~12.5

Table 3: Quantum Circuit Metrics Before and After Transpilation for Factoring N=15 using Shor's Algorithm

The runtime is measured for AerSimulator on Google Colab. Memory refers to QAStan puilture. The increase in gate count and depth post-transpilation is due to the decomposition of higher-linel gate de.g., V CRZ) into basis gates supported by the simulator backend. Transpilation ensures circuit compatibility with actual quantum hardware and prepares it for near-term device execution.

The CNOT gate count is a critical performance indicator. Post-transpilation circuits we a $10\times$ increase due to modular exponentiation unrolling. Depth significantly increases, which could limit performance on real hardware due to decoherence. Measurement distribution shows high consistency is resulted or example, the most frequent measurement (e.g., 01000000) correctly maps to the estimated phase (25) radius to the correct order r=4.

From this, Shor's algorithm derives the correct factors:

 $gcd(7^2 - 1, 15) = gcd(48, 15) = 2 gcd(7 + 1, 15) gcd(50, 15) = 5$

This validates the correctness and robustness of the quantum simulation.



Quantum Circuit before Transpilation for Factoring N=21

nantum circuit constructed for N=21 is depicted in Figure 3, highlighting the preon. the Before optimiz hor's algorithm for this input. In the case of N = 21 and a = 2, the circuit layout remains orm d bit counting register and a 5-qubit work register. The Hadamard layer again initializes the simil an 8-0 us superposition. The modular exponentiation unitary for $2^x \mod 21$ is simpler than for a = 7 count aubi es complexity due to a non-power-of-two period r=3, leading to fractional phase values. Controlled ut intro plement the necessary modular arithmetic, and the inverse QFT enables period estimation through ations . Measurement outcomes cluster around positions representing k/3, validating successful detection of inte period and enabling factor recovery (3 and 7) through classical greatest common divisor computations.

Metric	Before Transpilation	After Transpilation	
Total Qubits	12	12	
Total Gates	68	432	
Depth	24	198	X
CNOT Gates	20	132	_`\
U (1/2/3) Gates	48	300	
Measurement Operations	8	8	
Simulator Runtime (seconds)	_	~2.8	
Peak Memory Usage (MB)	—	~91	
Transpiler Optimization Level	—		
Backend Used		QASI Simuk or	

Table 4: Quantum Circuit Metrics Before and After Transpilation for Factoring N=21 Using Shor's Algorithm

To factor the composite number N=21, Shor's algorithm was executed on a sine uantum backend using Qiskit. A random coprime a was selected (e.g., a=2), and a quantum circuit was conucted with 8 qubits in the counting register and 4 in the target register for modular exponentiation. The pre-transpin on circuit was shallow and readable with a gate count of 68 and a depth of 24, including both single-qubit d CNOT gates. After applying Qiskit's transpiler with optimization level 3, the circuit adapted to ba nstraints, resulting in an increased depth of 198 and a total gate count of 432, with more decompose to hardware-level mapping. As gat detailed in Table 4, transpilation significantly alters the circuit proving its execution efficiency on the quantum backend.

Execution on the qasm_simulator yielded success⁶ mean mean results, from which the most frequent output gave an estimated phase of 0.25. This led to the currect order r=4, satisfying Shor's condition that r must be even. From the quantum phase estimation, we obtained the estimated order r = 6. Applying the classical post-processing steps:

$$gcd(2^3 - 1, 21) = gcd(7, 21) = 7$$
, $d(2^3 + 1, 21) = gcd(9, 21) = 3$

Thus, the two non-trivial factors of 21 f and using Shor's algorithm are 3 and 7. This demonstrates a successful quantum period-finding implementation are plidates the modular exponentiation and IQFT stages of the algorithm for N=21 in a simulate quantum environment. Figure 4 displays the unoptimized quantum circuit constructed for N=35, before any canspilation and compilation steps.





Figure 4: Quantum Circuit Information for Factoring N=35

lex, employing 8 counting qubits and 6 work qubits to For N = 35 with a = 4, the circuit becomes more co accommodate larger modular operations. The initial Hac pard gates create superposition as in previous circuits. The controlled modular exponentiation block for 4^x mod 35 introduces greater gate depth and qubit interactions due to the larger modulus. Multiple la ers of controlled operations are required to accurately simulate modular ime. After performing the inverse QFT on the counting register, multiplication, increasing the circui a TU the measured outcomes reveal the hch allows successful classical factorization of 35 into 5 and 7. beriod r= =3. v This circuit highlights how resour demands grow with the input size, reflecting scalability challenges in practical implementations of Shor The impact of transpilation on the quantum circuit designed for N=35 is ith detailed in Table 5, show ng red on h gate count and circuit depth.

Table 5: Quantum Circu Me	letrics efore and After	Transpilation for Fact	oring $N = 35$	Using Shor's Algorithm
---------------------------	-------------------------	------------------------	----------------	------------------------

letric	Before Transpilation	After Transpilation
To: Qubits	13	13
Total Cotes	84	592
pth	31	276
NOT Gates	26	182
U (1/2/3) Gates	58	392
Measurement Operations	9	9
Simulator Runtime (seconds)	_	~4.2
Peak Memory Usage (MB)	_	~106
Transpiler Optimization Level	_	3
Backend Used		QASM Simulator

The quantum circuit metrics for factoring N=35 using Shor's Algorithm demonstrate a significant increase in circuit complexity after transpilation. The number of qubits remained constant at 13 before and after transpilation, aligning with the requirement of n+m qubits, where n is the number of counting qubits and m is the number of computational qubits. However, the total number of gates rose from 84 to 592, indicating substantial circuit expansion due to hardware-aware optimization. Notably, the number of CNOT gates, which are resource-intensive on quantum hardware, increased from 26 to 182. Similarly, single-qubit gate usage (U1/U2/U3) escalated from 58 to 392, reflecting deeper quantum logic decomposition. As shown in Figure 5, the simulation results highlight how Shor's algorithm successfully identifies periods critical for integer factorization for multiple input values.



The circuit depth also increased significantly, from 31 to 276, which could impact coherence times and execution reliability on real quantum devices. The transpiled circuit, optimized at level 3, required approximately 4.2 seconds of simulation time and consumed around 106 MB of peak memory on the QASM simulator. Despite the increase in circuit complexity, the measurement operations remained unchanged at 9, ensuring consistent output extraction. These results highlight the trade-off between algorithmic simplicity and hardware-constrained

execution, emphasizing the importance of circuit optimization and resource management in practical quantum computing implementations.

The figure displays measurement histograms obtained from simulating Shor's algorithm for factoring three semiprime numbers N=15, 21, and 35 using Qiskit's quantum simulator. Each subplot presents the distribution of measurement results from the quantum period-finding circuit. Distinct peaks appear at expected locations, revealing the periodic structure essential for deriving the correct factors.

For the case of N=15 with co-prime a=7, the histogram exhibits four dominant peaks located at measurement outcomes 0, 64, 128, and 192. These positions correspond to a period r=4, as $7^4 \mod 15 = 1$. The uniform spacing between peaks confirms the successful extraction of the period. Using classical post-processing, i.e. factors of 15, 3 and 5 are calculated by evaluating $gcd(7^2 \pm 1, 15)$.

For N=21 with base a=2, three peaks appear at 0, 85, and 170, indicating a period of r=3, since 2^3 models These peaks align with measurement outcomes that correspond to fractions $k/256 \approx 0$, 1/3, and 2/3. The alignmenables correct factorization through classical computation of $gcd(2^1 \pm 1, 21)$, yielding 3 and 7

The histogram for N=35 with a=4 also shows three major peaks at 0, 85, and 170, consistent with a per-3, as $4^3 \mod 35 = 1$. Classical post-processing using the measured period similarly usuals the vertex factors 5 and 7 via $gcd(4^1 \pm 1, 35)$.

The y-axis in each plot represents the number of occurrences (counts) for each mesurement result across 2048 repeated trials (shots). High frequencies at predicted positions indicate accurate period, tection. The x-axis shows the measured integer outcomes, which map to multiples of $2^n/r$, where n is the number of counting qubits used in the quantum circuit.

Each subplot demonstrates the hybrid nature of Shor's algorithm, q quantum computation for period nbin detection with classical post-processing for factor extraction. The w eaks in the histograms highlight ٠d hed successful simulations for small semiprimes. However, the broad urem t ranges and increasing resource er n demands with larger integers emphasize the challen algorithm on real, noisy quantum a ying hardware. A comparison between classical and tion techniques is summarized in Table 6, atur actd highlighting the advantages and current limitati of quar m algo ms like Shor's.

Metric	Classical Simulation (GN S)	Quantum Simulation (Shor's Algorithm)
Input (N)	1301, 35	15, 21, 35
Algorithm	General Jumb Teld Sieve	Shor's Algorithm (Period Finding)
Time Complexity	Second $(\sim en^{1/3})$	Polynomial ($\sim O(log^3N)$)
Qubits Required	N/A	8 (N=15), 10 (N=21), 11 (N=35)
Circuit Depth	N/A	~100 (N=15), ~150 (N=21), ~200 (N=35)
Gate Cour	N/A	~50 CNOTs (N=15), ~80 CNOTs (N=21/35)
Ruh y é Niprula, ()	<1 ms (classical CPU)	~5 sec (N=15), ~8 sec (N=21), ~12 sec (N=35)
Staturs Rat	100% (deterministic)	~90% (due to sampling noise)
Perse Observed	N/A	N=15: 0, 64, 128, 192 N=21/35: 0, 85, 170
Factor Found	3×5 (15), 3×7 (21), 5×7 (35)	3×5 (15), 3×7 (21), 5×7 (35)
E Sensitivity	None	High (requires error correction for scale)
Scalability	Slower for large N	Theoretically scalable, limited by hardware

Table 6: Comparison of Case al vs. Quantum Factorization

Shor's algorithm demonstrates quantum advantage for integer factorization, solving it exponentially faster than classical methods like GNFS. For small numbers (N=15, 21, 35), simulations confirm correct factors via period-finding, but quantum circuits face scalability challenges due to high qubits and gate counts. While classical methods remain faster for trivial cases, Shor's polynomial complexity promises breakthroughs for large semiprimes (e.g., RSA). Current limitations such as noise, qubit constraints, and error rates hinder real-world deployment, but advancements in error correction and NISQ hardware could bridge this gap. The hybrid quantum-

classical approach may offer near-term solutions, but fault-tolerant quantum computers are essential for cryptographic-scale factorization. Quantum's potential is clear, but practicality awaits technological maturation.

5. Conclusion

Shor's algorithm is a major advancement in quantum computing, offering much faster integer factorization than classical methods. This study evaluated the performance of Shor's algorithm using simulated quantum systems in Qiskit, focusing on circuit-level analysis for numbers such as 15, 21, and 35. A dynamic framework was developed to generate optimized quantum circuits for any input number. This framework included random selection of coprimes and automatic period calculation. Circuit characteristics before and after optimization were analyzed including gate counts, circuit depth, and simulation time. Visualizations highlighted the complexity of modu exponentiation and the IQFT. Post-optimization data showed that converting to hardware-compatible circuits a significant overhead. Experimental results showed consistent success in finding the correct factor measurement outputs, confirming the effectiveness of the period-finding process. However, circuit de count increased quickly for larger numbers, revealing challenges in using Shor's algorithm on curr ht quant hardware. A comparison with fixed-instance circuits showed that a flexible, parameterized de ers bet adaptability and resource efficiency. This flexible approach can handle different input sizes me effect study provides a foundation for adapting Shor's algorithm to near-term quantu entifying key challenges such as error correction and efficient arithmetic circuit design. Futu researc lore hybrid may quantum-classical strategies, improved optimization methods, and hardward ecifiq rcuit layouts. These insights will help bridge the gap between theoretical potential and practical impl ation, supporting further development in quantum algorithms and hardware development.

CRediT Author Statement

The authors confirm contribution to the paper as follows: Conceptual Thamaraimanalan T, Anandakumar Haldorai; Methodology: Thamaraimanalan T and Anandakumar Software: Mariyappan K and Hal rai Arulmurugan Ramu; Data Curation: Thamaraimanalan T and aldorai; Writing- Original Draft nand umar Preparation: Thamaraimanalan T, Anandakumar Hald zation: mamaraimanalan T and Anandakumar Haldorai; Investigation: Mariyappan K and almur an K u; Supervision: Thamaraimanalan T and Anandakumar Haldorai; Validation: Mariyappa K and ulmurugan Ramu; Writing- Reviewing and Editing: Thamaraimanalan T, Anandakumar Haldorai, Ma K and Arulmurugan Ramu; All authors reviewed the results and approved the final version of the manuscri-

Data Availability

No data was used to support this stud

Conflicts of Interests

The author(s) declare(s) that they we no conflicts of interest.

Funding

No funding agency is as ociated which this research.

Competize Int

There are no impeting therests.

Referen

[1]

- B. Ykhon, X. Khan, R. Das, and B. Abdurakhimov, "A Novel Approach to Integer Factorization: A Paudigm in Cryptography," Concurrency and Computation: Practice and Experience, vol. 37, no. 3, Jan. 2025, doi: 10.1002/cpe.8365.
- [2] T. Thamaraimanalan, B. Singh, M. Mohankumar, and S. K. Korada, "Performance Analysis of Shor's Algorithm for Integer Factorization Using Quantum and Classical Approaches," 2024 10th International Conference on Advanced Computing and Communication Systems (ICACCS), pp. 2591-2595, Mar. 2024, doi: 10.1109/icaccs60874.2024.10717174.

- [3] P. Pallab and A. Das, "AVX-512-based Parallelization of Block Sieving and Bucket Sieving for the General Number Field Sieve Method," Proceedings of the 18th International Conference on Security and Cryptography, pp. 653-658, 2021, doi: 10.5220/0010515200002998.
- [4] Wichert A, "Quantum Fourier Transform," Quantum Artificial Intelligence with Qiskit, pp. 246-254, Nov. 2023, doi: 10.1201/9781003374404-19.
- [5] https://www.nist.gov/quantum-information-science/quantum-computing-explained
- [6] Bnouhachem A, "A hybrid iterative method for a combination of equilibria problem, a combination of variational inequality problems and a hierarchical fixed point problem," Fixed P int The and Applications, vol. 2014, no. 1, Jul. 2014, doi: 10.1186/1687-1812-2014-163.
- [7] P. W. Shor, "Algorithms for quantum computation: discrete logarithms and facturing, Proceedings 35th Annual Symposium on Foundations of Computer Sunce, pp. 124-134, doi: 10.1109/sfcs.1994.365700.
- [8] C. Gidney and M. Ekerå, "How to factor 2048 bit RSA integers 78 hours using 20 million noisy qubits," Quantum, vol. 5, p. 433, Apr. 2021, doi: 1 2233 9-2021-04-15-433
- C. Yi, C. Zhou, and J. Takahashi, "Quantum Phase Endmath by Compressed Sensing," Quantum, vol. 8, p. 1579, Dec. 2024, doi: 10.223311/202-12-21.579.
- [10] T. Haner, M. Roetteler, and K. M. Svolu "Facturing using 2n+2 qubits with Toffoli based modular multiplication," Quantum Information and Computation, vol. 17, no. 7 & 8, pp. 673-684, May 2017, doi: 10.26421/qic17.7-8-7.
- [11] Z.-Y. Han, J. Wang, H. Fan, Wang, and P. Zhang, "Unsupervised Generative Modeling Using Matrix Product States," Physical Review X, vol. 8, no. 3, Jul. 2018, doi: 10.1103/physrevx.8.031012.
- [12] D. Willsch, M. Willerin, J. J. H. De Raedt, and K. Michielsen, "Large-Scale Simulation of Shor's Quantum Factoring Algorithm," Mathematics, vol. 11, no. 19, p. 4222, Oct. 2023, doi: 10.3290/main.1942.
- [13] V. Silva, Qiskit, Alesome SDK for Quantum Programming in Python," Quantum Computing by Pract. pp. 39-228, Dec. 2023, doi: 10.1007/978-1-4842-9991-3_6.
- [14] T. wson, "Odd orders in Shor's factoring algorithm," Quantum Information Processing, vol. 14, no. 7 pp. 831-838, Jan. 2015, doi: 10.1007/s11128-014-0910-z.
 - W. Tan, X. Wang, X. Lou, and M. Pan, "Analysis of RSA based on Quantitating Key Security Strength," Procedia Engineering, vol. 15, pp. 1340-1344, 2011, doi: 10.1016/j.proeng.2011.08.248.
- [16] M. MohanKumar, B. Singh, T. Thamaraimanalan, S. K. Korada, P. Yuvaraj, and S. Jyothikamalesh, "Quantum Key Recovery Attack on Simplified Grain 4-Bit Cipher Using Grover's Algorithm," 2024

10th International Conference on Advanced Computing and Communication Systems (ICACCS), pp. 2596-2601, Mar. 2024, doi: 10.1109/icaccs60874.2024.10716920.